United States District Court, S.D. California.

HEWLETT-PACKARD COMPANY and Hewlett-Packard Development Company, L.P,

Plaintiffs.

v.

GATEWAY, INC,

Defendant.

Gateway, Inc,

Counterclaim-Plaintiff.

v.

Hewlett-Packard Development Company L.P., Hewlett-Packard Company and Compaq Information Technologies Group, L.P.,

Counterclaim-Defendants.

Civil No. 04CV0613-B(LSP)

Feb. 13, 2006.

John Allcock, DLA Piper US, San Diego, CA, for Plaintiffs.

Darryl J. Adams, Dean M. Munyon, James D. Smith, Wayne Harding, Dewey Ballantine, W. Bryan Farney, Dechert LLP, Austin, TX, Jonathan D. Baker, Dechert LLP., Mountain View, CA, for Defendant.

CLAIM CONSTRUCTION ORDER FOR UNITED STATES PATENT NUMBER 5,802,318

RUDI M. BREWSTER, Senior District Judge.

Pursuant to Markman v. Westview Instruments, Inc., 517 U.S. 370, 116 S.Ct. 1384, 134 L.Ed.2d 577 (1996), on November 29-30, 2005, December 1, 2005, and January 10-11, 2006, the Court conducted a Markman hearing in the above-titled patent infringement action regarding construction of the disputed claim terms for U.S. Patent Number 5,802,318 ("the '318 patent"). Plaintiffs Hewlett-Packard Company and Hewlett-Packard Development Company, L.P. (collectively "HP") were represented by the law firm of DLA Piper Rudnick Gray Cary U.S. LLP, and Defendant Gateway, Inc. ("Gateway") was represented by the law firm of Dewey Ballantine LLP.

At the Markman hearing, the Court, with the assistance of the parties, analyzed the claim terms in order to prepare jury instructions interpreting the pertinent claims at issue in the '318 patent. Additionally, the Court prepared a case glossary for terms found in the claims and the specification for the '318 patent considered to be technical in nature which a jury of laypersons might not understand clearly without specific definition.

After careful consideration of the parties' arguments and the applicable statutes and case law, the Court **HEREBY CONSTRUES** the claims in dispute in the '318 patent and **ISSUES** the relevant jury instructions

as written in Exhibit A, attached hereto. Further, the Court **HEREBY DEFINES** all pertinent technical terms as written in Exhibit B, attached hereto.

IT IS SO ORDERED.

EXHIBIT A FN1

UNITED STATES PATENT NUMBER 5.802,318-CLAIM CHART

VERBATIM CLAIM LANGUAGE	COURT'S CONSTRUCTION
Claim 1	
1. A serial bus host controller for coupling a serial bus keyboard to a computer system via a standardized serial bus which transfers data in a packetized protocol, the serial bus host controller for sending and receiving serial bus packets, the serial bus host controller comprising:	1. A serial bus host controller [circuitry that supports a device's communication over a serial bus by connecting the serial bus with a bus in the computer system] for coupling a serial bus keyboard [a keyboard that communicates over a serial bus] to a computer system via a standardized serial bus [a hardware line used for transferring data in a bit stream among the components of a computer system] which transfers data in a packetized protocol [a set of rules governing data packet transmission], the serial bus host controller for sending and receiving serial bus packets [bundles of data organized in groups for transmission over the serial bus], the serial bus host controller
	=-
a keyboard controller emulator for generating and receiving data, status and commands pertaining to the serial bus keyboard, said keyboard controller emulator including:	comprising [including but not limited to]: (a) a keyboard controller emulator [hardware or hardware and software that imitates a keyboard controller in generating and receiving data, status and commands pertaining to a serial bus keyboard as if the keyboard controller were present] for generating and receiving data, status and commands pertaining to the serial bus keyboard, said keyboard controller emulator including [at least but not limited to]:
a serial bus address register for	(a)(i) a serial bus address [an identifier designating a particular device
serial bus keyboard;	on the serial bus] register [a device, other than main memory, which holds a set of data bits for a particular purpose] for storing the serial bus address of the serial bus keyboard;
a data buffer; and	(a)(ii) a <i>data</i> [commands and information pertaining to the keyboard] buffer [a register for temporarily storing <i>data</i>]; and
a status register;	(a)(iii) a status [report of data pertaining to the keyboard and/or mouse] register;
a detector for detecting when said data buffer and said status register are accessed; and	(b) a detector [a circuit for sensing] for detecting when said data buffer and said status register are accessed [written into or read from]; and
an interrupt generator for providing	(c) an interrupt generator [a circuit device or code that creates a
a system management interrupt to the computer system when said data buffer and said status register are	signal requesting attention from the processor] for providing a system management interrupt [a signal provided to the computer system when the data buffer and the status register are accessed] to the computer system when said data buffer and said status register are accessed.
Claim 2	
2. The serial bus host controller of	2. The serial bus host controller of claim 1, wherein said detector further detects if a packet is received from said serial bus keyboard

further detects if a packet is received from said serial bus keyboard, and wherein said interrupt generator provides a system management interrupt to the computer system if a packet is received from said serial bus keyboard.	[the <i>detector</i> also senses if a <i>packet</i> is from the serial bus keyboard or not], and wherein said interrupt generator provides a system management interrupt to the computer system if a packet is received from said serial bus keyboard.
Claim 3	
3. The serial bus host controller of claim 2, wherein said interrupt causes the computer system to place the serial bus keyboard data into said data buffer and causes said status buffer to be updated if a packet is received from said serial bus keyboard.	3. The serial bus host controller of claim 2, wherein said interrupt (the system management interrupt) causes the computer system to place the serial bus keyboard data into said data buffer and causes said status buffer (the status register) to be updated if a packet is received from said serial bus keyboard.
Claim 4	
4. The serial bus host controller of claim 1, further including a switch for enabling and disabling said keyboard controller emulator.	4. The <i>serial bus host controller</i> of claim 1, further including a switch for enabling and disabling said <i>keyboard controller emulator</i> .
Claim 5	
5. The serial bus host controller of claim 1 wherein said serial bus keyboard includes a serial bus mouse. Claim 6	5. The <i>serial bus host controller</i> of claim 1 wherein said <i>serial bus keyboard</i> includes a serial bus mouse [<i>a computer mouse that communicates over a serial bus</i>].
6. A computer system for coupling	6. A computer system for coupling to a <i>serial bus keyboard</i> via a
to a serial bus keyboard via a standardized serial bus which transfers data in a packetized protocol, the computer system comprising:	standardized <i>serial bus</i> which transfers <i>data</i> in a packetized protocol. the computer system <i>comprising:</i>
a serial bus keyboard; and	(a) a serial bus keyboard: and
a serial bus host controller coupled to said serial bus keyboard for sending and receiving serial bus packets, comprising:	(b) a serial bus host controller coupled to said serial bus keyboard for sending and receiving serial bus packets, comprising:
a keyboard controller emulator for generating and receiving data, status and commands pertaining to the serial bus keyboard, said keyboard controller emulator including:	(c) a keyboard controller emulator for generating and receiving data, status and commands pertaining to the serial bus keyboard, said keyboard controller emulator including:
a serial bus address register for	(c)(i) a serial bus address register for storing the serial bus address of

storing the serial bus address of the serial bus keyboard;	the serial bus keyboard:
a data buffer; and	(c)(ii) a <i>data buffer:</i> and
a status register;	(c)(iii) a status register;
a detector for detecting when said	(d)a <i>detector</i> for detecting when said <i>data buffer</i> and said <i>status</i>
data buffer and said status register	register are accessed; and
are accessed; and	egreen and decessed, and
	(e) an interrupt generator for providing a system management
a system management interrupt to	interrupt to the computer system when said data buffer and said status
the computer system when said data	
buffer and said status register are	
accessed.	
Claim 7	
	7. The computer system of claim 6, wherein said <i>detector</i> further detects
	if a <i>packet</i> is received from said serial bus keyboard, and wherein said
if a packet is received from said	interrupt generator provides a system management interrupt to the
serial bus keyboard; and wherein	computer system if a <i>packet</i> is received from said <i>serial bus keyboard</i> .
said interrupt generator provides a	F y
system management interrupt to the	
computer system if a packet is	
received from said serial bus	
keyboard.	
Claim 8	
8. The computer system of claim 7.	8. The computer system of claim 7, wherein <i>said interrupt</i> (the system
wherein said interrupt causes the	management interrupt) causes the computer system to place the <i>serial</i>
computer system to place the serial	bus keyboard data into said data buffer and causes said status buffer (
bus keyboard data into said data	the status register) to be updated if a packet is received from said
buffer and causes said status buffer	
to be updated if a packet is received	
from said serial bus keyboard.	
Claim 9	
9. The computer system of claim 6,	9. The computer system of claim 6, further including a switch for
further including a switch for	enabling and disabling said keyboard controller emulator.
enabling and disabling said	
keyboard controller emulator.	
Claim 10	
10. The computer system of claim 6	10. The computer system of claim 6 wherein said serial bus keyboard
wherein said serial bus keyboard	includes a serial bus mouse.
includes a serial bus mouse.	
Claim 11	
11. A serial bus host controller for	11. A serial bus host controller for coupling a serial bus keyboard to a
	computer system via a standardized <i>serial bus</i> which transfers data in a
	packetized protocol, the serial bus host controller for sending and
	receiving serial bus packets, the serial bus host controller comprising:
packetized protocol, the serial bus	
host controller for sending and	

receiving serial bus packets, the	
serial bus host controller	
comprising:	
a keyboard controller emulator for generating and receiving data,	(a) a <i>keyboard controller emulator</i> for generating and receiving <i>data</i> , <i>status</i> and commands pertaining to the <i>serial bus keyboard</i> , <i>including</i>
status and commands pertaining to the serial bus keyboard, including:	
a serial bus address register for storing the serial bus address of the	(a)(i) a serial bus address register for storing the serial bus address of the serial bus keyboard;
serial bus keyboard; a data input buffer;	(a)(ii) a <i>data input buffer</i> [a <i>register</i> for temporarily storing <i>data</i> to b sent to the keyboard];
a data output buffer, said keyboard controller providing an interrupt when said data output buffer is changed; and	(a)(iii) a data output buffer [a register for temporarily storing data received from the keyboard], said keyboard controller [indefinite, unclear antecedent basis] providing an interrupt [a signal from a device to a computer's processor requesting attention from the processor] when said data output buffer is changed; and
a status register; and	(a)(iv) a <i>status register:</i> and
a detector for detecting when the data buffers and said status register are accessed;	(b) a <i>detector</i> for detecting when the <i>data buffers</i> and said <i>status</i> register are accessed;
packet parsing logic for determining if a packet is received from the serial bus keyboard;	(c) packet parsing logic for determining if a packet is received from the serial bus keyboard; [a circuit for examining packets and sensing whether they are from the serial bus keyboard or not]
data output buffer writing logic for writing into said data output buffer	(d) data output buffer writing logic [circuit that writes to the data output buffer] for writing into said data output buffer a data value extracted from a packet received from said serial bus keyboard; and
data input buffer reading logic for reading from said data input buffer a data value written therein by the	(e) data input buffer reading logic [circuit that reads the data input buffer] for reading from said data input buffer a data value written therein by the computer system for said serial bus keyboard and developing a packet for transmission to said serial bus keyboard.
a keyboard controller interrupt is generated.	(f) wherein when said <i>data</i> value is written into said <i>data output buffe</i> a keyboard controller <i>interrupt</i> is generated.
Claim 12	
12. The serial bus host controller of claim 11 wherein said serial bus keyboard includes a serial bus mouse.	12. The serial bus host controller of claim 11 wherein said serial bus keyboard includes a serial bus mouse.
Claim 13	
Julii 13	

claim 11 wherein said interrupt is a	a system management interrupt.
system management interrupt.	
Claim 14	
14. The serial bus host controller of	14. The serial bus host controller of claim 11, further including a
	switch for enabling and disabling said keyboard controller emulator.
for enabling and disabling said	
keyboard controller emulator.	
Claim 15	
15. A computer system for coupling	15. A computer system for coupling to a serial bus keyboard via a
	standardized <i>serial bus</i> which transfers <i>data</i> in a <i>packetized protocol</i> .
_	the computer system <i>comprising</i> :
transfers data in a packetized	and desire a second and a second a second and a second an
protocol, the computer system	
comprising:	
a serial bus keyboard; and	(a) a serial bus keyboard: and
	(b) a serial bus host controller coupled to said serial bus keyboard for
	sending and receiving serial bus packets, comprising:
sending and receiving serial bus	soliding and receiving serial out packets, compressing.
packets, comprising:	
a keyboard controller emulator for	(b)(i) a <i>keyboard controller emulator</i> for generating and receiving <i>data</i> ,
•	status and commands pertaining to the serial bus keyboard, including:
status and commands pertaining to	status and commands pertaining to the serial vas keyboura, including.
the serial bus keyboard, including:	
	(b)(i)(A) a serial bus address register for storing the serial bus address
storing the serial bus address of the	
storing the serial bus address of the serial bus keyboard;	of the serial vas keyvoara.
	(b)(i)(D) a data input buffore
	(b)(i)(B) a data input buffer:
a data output buffer, said keyboard	(b)(i)(C) a data output buffer, said keyboard controller [indefinite, no
	antecedent basis] providing an interrupt when said data output buffer is abanged; and
	is changed; and
changed; and	(h)(i)(D) a status magistani and
	(b)(i)(D) a status register; and
_	(b)(ii) a <i>detector</i> for detecting when the <i>data buffers</i> and said <i>status</i>
data buffers and said status register	register are accessea:
are accessed;	
	g(b)(iii) packet parsing logic for determining if a packet is received
	from the serial bus keyboard;
serial bus keyboard;	
	(c) data output buffer writing logic for writing into said data output
	buffer a data value extracted from a packet received from said serial
a data value extracted from a packet	.bus keyboard; and
received from said serial bus	
keyboard; and	
	(d) data input buffer reading logic for reading from said data input
41 0 14 4 1 4 00	buffer a data value written therein by the computer system for said

computer system for said serial bus	serial bus keyboard and developing a packet for transmission to said serial bus keyboard.
keyboard and developing a packet	
for transmission to said serial bus	
keyboard, wherein when said data value is	(a) wherein when said data value is written into said data outnut huffer
	(e) wherein when said <i>data</i> value is written into said <i>data output buffer</i> a keyboard controller <i>interrupt</i> is generated.
a keyboard controller interrupt is	a Reyboard controller interrupt is generated.
generated.	
Claim 16	
	16. The computer system of claim 15 wherein said serial bus keyboard
15 wherein said serial bus keyboard	
includes a serial bus mouse.	includes a serial vas mouse.
Claim 17	
17. The computer system of claim	17. The computer system of claim 15 wherein said <i>interrupt</i> is a <i>system</i>
_ ·	management interrupt.
system management interrupt.	1
Claim 18	
18. The computer system of claim	18. The computer system of claim 15, further including a switch for
	enabling and disabling said keyboard controller emulator.
enabling and disabling said	
keyboard controller emulator.	
Claim 19	
19. A method of communicating	19. A method of communicating with a <i>serial bus keyboard</i> over a
with a serial bus keyboard over a	standardized serial bus in a computer system having a serial bus host
	controller, said host controller including a keyboard controller
	emulator, the keyboard controller emulator including a queue and
bus host controller, said host	scheduler for communicating directly with the <i>serial bus</i> , the method
	comprising the steps of;
controller emulator, the keyboard	
controller emulator including a	
queue and scheduler for	
communicating directly with the	
serial bus, the method comprising	
the steps of:	
(a) powering on the computer	(a) powering on the computer system;
system;	(b) and bine a back and according many and sale belong a single on
_ ,	(b) enabling a keyboard controller queue and scheduler [a circuit or
queue and scheduler;	device which can be hardware or hardware and software, that contains
	queues and that schedules data for transmission to and from a serial bus keyboard]:
(c) said keyboard controller queue	(c) said keyboard controller queue and scheduler polling [
-	interrogating] serial bus for a serial bus keyboard;
	sincerroganing serial bus for a serial bus keyboard,
Tor a serial bils keyboard.	
for a serial bus keyboard; (d) determining an address of said	(d) determining an <i>address</i> [an identifier designating a particular

(e) storing said serial bus keyboard	(e) storing said serial bus keyboard address [the address of a serial
address in a register;	bus keyboard] in a register;
(f) said keyboard controller	(f) said keyboard controller emulator processing packets, if any, with
emulator processing packets, if any,	the serial bus keyboard until the host controller is initialized [
with the serial bus keyboard until	commencing operation]:
the host controller is initialized;	
(g) loading a host controller device driver; and	(g) loading a host controller device driver [software that enables communication between the processor and a device through a host controller]; and
(h) disabling said keyboard	(h) disabling said keyboard controller queue and scheduler after said
	host controller device driver is loaded.
said host controller device driver is	
loaded.	
Claim 20	
20. The method of claim 19, wherein said keyboard controller emulator includes a data input buffer, the method further comprising the steps of:	20. The method of claim 19, wherein said <i>keyboard controller emulator</i> includes a <i>data input buffer</i> , the method further <i>comprising</i> the steps of:
(i) said keyboard controller queue and scheduler generating a packet for said serial bus keyboard if data is received into said data input buffer before said device driver is loaded; and	(i) said keyboard controller queue and scheduler generating a packet for said serial bus keyboard if data is received into said data input buffer before said device driver (the host controller device driver) is loaded; and
(j) said keyboard controller queue and scheduler transmitting said packet for said serial bus keyboard utilizing the stored address if data is received into said data input buffer before said device driver is loaded. <i>Claim 21</i>	(j) said keyboard controller queue and scheduler transmitting said packet for said serial bus keyboard utilizing the stored address (the serial bus keyboard address stored in the register of claim element s19(e)) if data is received into said data input buffer before said device driver is loaded.
21. The method of claim 19,	21. The method of claim 19, wherein said keyboard controller emulator
wherein said keyboard controller emulator includes a data output buffer, the method further comprising the steps of:	includes a <i>data output buffer</i> , the method further <i>comprising</i> the steps of:
(k) placing keyboard data into said data output buffer if a packet is received from said serial bus keyboard before said device driver is loaded; and	(k) placing keyboard <i>data</i> into said <i>data output buffer</i> if a <i>packet</i> is received from said <i>serial bus keyboard</i> before <i>said device driver</i> (<i>the host controller device driver</i>) is loaded; and
(l) generating an interrupt to said computer system if data is placed into said data output buffer.	(l) generating an <i>interrupt</i> to said computer system if <i>data</i> is placed into said <i>data output buffer</i> .
Claim 22	

22. A method of communicating with a serial bus keyboard over a standardized serial bus in a computer system having a serial bus host controller and a basic input/output system (BIOS) for controlling device initialization, said host controller including a keyboard controller emulator, the method comprising the steps of:	22. A method of communicating with a <i>serial bus keyboard</i> over a standardized <i>serial bus</i> in a computer system having a <i>serial bus host controller</i> and a basic input/output system (BIOS) for controlling device <i>initialization</i> [<i>commencement of operation</i>], said host controller including a <i>keyboard controller emulator</i> , the method comprising the steps of:
(a) powering on the computer system;	(a) powering on the computer system;
(b) disabling the keyboard controller emulator;	(b) disabling the <i>keyboard controller emulator</i> ;
(c) the BIOS polling the serial bus for a serial bus keyboard;	(c) the BIOS polling the serial bus for a serial bus keyboard;
(d) the BIOS determining an address of said serial bus keyboard;	(d) the BIOS determining an address of said serial bus keyboard;
(e) the BIOS storing said serial bus keyboard address in a register;	(e) the BIOS storing said serial bus keyboard address in a register;
(f) the BIOS enabling the keyboard controller emulator;	(f) the BIOS enabling the <i>keyboard controller emulator</i> ;
(g) the BIOS handling any communications between the computer system and the serial bus keyboard until a host controller device driver is loaded;	(g) the BIOS handling any communications between the computer system and the <i>serial bus keyboard</i> until a <i>host controller device driver</i> is loaded;
(h) loading a host controller device driver; and	(h) loading a host <i>controller device driver</i> ; and
(i) disabling the keyboard controller emulator.	(i) disabling the <i>keyboard controller emulator</i> .
Claim 23	
23. The method of claim 22, wherein said keyboard controller emulator includes a data input buffer, the method further comprising the step of:	23. The method of claim 22, wherein said <i>keyboard controller emulator</i> includes a <i>data input buffer</i> , the method further <i>comprising</i> the step of:
said serial bus keyboard if data is received into said data input buffer before said device driver is loaded.	r(j) the BIOS generating a <i>packet</i> for said <i>serial bus keyboard</i> if <i>data</i> is received into said <i>data input buffer</i> before <i>said device driver</i> (<i>the host controller device driver</i>) is loaded.
Claim 24	24. The method of claim 22 whomis said hards and sandralls and the
24. The method of claim 22, wherein said keyboard controller emulator includes a data output buffer, the method further	24. The method of claim 22, wherein said <i>keyboard controller emulator</i> includes a <i>data output buffer</i> , the method further <i>comprising</i> the steps of:

comprising the steps of:	
	(k) the BIOS placing keyboard <i>data</i> into said <i>data output buffer</i> if a
into said data output buffer if a	packet is received from said serial bus keyboard before said device
packet is received from said serial	driver (the host controller device driver) is loaded; and
bus keyboard before said device	
driver is loaded; and	
(1) generating an interrupt to said	(1) generating an <i>interrupt</i> to said computer system if <i>data</i> is placed into
computer system if data is placed	said data output buffer.
into said data output buffer.	
Claim 25	
25. A method of communicating	25. A method of communicating with a <i>serial bus keyboard</i> over a
with a serial bus keyboard over a	standardized <i>serial bus</i> in a computer system having a <i>serial bus host</i>
standardized serial bus in a	controller, said host controller including a keyboard controller
computer system having a serial	emulator, the method comprising the steps of:
bus host controller, said host	cinitation, the method comprising the steps of.
controller including a keyboard	
controller emulator, the method	
comprising the steps of:	
(a) powering on the computer	(a) powering on the computer system;
system;	(a) powering on the computer system,
•	(b) polling the serial bus for a serial bus keyboard;
	(b) politing the serial bus for a serial bus keyboara;
bus keyboard;	(c) determining an <i>address</i> of said <i>serial bus keyboard</i> ;
(c) determining an address of said	(c) determining an address of said serial bus keyboara;
serial bus keyboard;	(1) storing said gariel bug boubound address in a majeton.
_	(d) storing said serial bus keyboard address in a register;
address in a register;	
(e) loading a host controller	(e) loading a host controller keyboard device driver [software that
keyboard device driver;	enables communication between the processor and a serial bus
(f)	keyboard through a host controller];
	t(f) generating a system management interrupt (SMI) if keyboard data
interrupt (SMI) if keyboard data is	is received by the host controller; and
received by the host controller; and	
(g) processing the keyboard data.	(g) processing the keyboard <i>data</i> .
Claim 26	
26. The method of claim 25,	26, The method of claim 25, wherein step (f) further <i>comprises</i> the steps
wherein step (f) further comprises	of:
the steps of:	
(h) receiving a serial bus packet;	(h) receiving a serial bus packet; and
and	
(i) determining if said serial bus	(i) determining if said serial bus packet contains keyboard data.
packet contains keyboard data.	
Claim 27	
27. The method of claim 25,	27. The method of claim 25, wherein step (g) is performed in system
wherein step (g) is performed in	management mode.
system management mode.	
Claim 28	

28. The method of claim 25, wherein the keyboard emulator includes a data output buffer and a status register, and wherein step (g) further comprises the steps of:	28. The method of claim 25, wherein <i>the keyboard emulator</i> (<i>the keyboard controller emulator</i>) includes a <i>data output buffer</i> and a <i>status register</i> , and wherein step (g) further <i>comprises</i> the steps of:
(j) writing the keyboard data into the keyboard output buffer if keyboard data is received by the host controller;	(j) writing the keyboard <i>data</i> into <i>the keyboard output buffer</i> (<i>the data output buffer</i>) if keyboard <i>data</i> is received by the host controller;
(k) setting the status register to reflect the data written to the keyboard output buffer; and	(k) setting the <i>status register</i> to reflect the data written to <i>the keyboard</i> output buffer (the data output buffer); and
(l) providing a keyboard controller interrupt.	(l) providing a keyboard controller <i>interrupt</i> .
Claim 29	
29. The method of claim 28, wherein the computer system further includes an SMI status register, the method further comprising the steps of:	29. The method of claim 28, wherein the computer system further includes an <i>SMI status register</i> , the method further <i>comprising</i> the steps of:
(m) reading the SMI status register	(m) reading the SMI status register before step (j); and
before step (j); and	
(n) determining a source of the system management interrupt from said SMI status register.	(n) determining a source of the <i>system management interrupt</i> from said <i>SMI status register</i> .
Claim 30	
30. The method of claim 28, wherein said keyboard controller interrupt is simulated with an INT instruction.	30. The method of claim 28, wherein said keyboard controller <i>interrupt</i> is simulated with an <i>INT instruction</i> [an instruction that causes the processor to behave as if the processor had received an <i>interrupt</i>].
Claim 31	
31. The method of claim 25, wherein the computer system further includes an SMI status register and wherein the keyboard emulator includes a data input buffer, the method further comprising the steps of.	31. The method of claim 25, wherein the computer system further includes an <i>SMI status register</i> and wherein the <i>keyboard emulator</i> (<i>the keyboard controller emulator</i>) includes a <i>data input buffer</i> , the method further <i>comprising</i> the steps of:
(o) generating a system management interrupt (SMI) if data is written to the keyboard input buffer;	(o) generating a system management interrupt (SMI) if data is written to the keyboard input buffer (the data input buffer);
(p) reading the SMI status register;	(p) reading the SMI status register ;
(q) determining a source of a system management interrupt from said SMI status register;	(q) determining a source of a system management interrupt from said

(r) reading the keyboard input	(r) reading <i>the keyboard input buffer</i> (<i>the data input buffer</i>) if the
buffer if the source is the keyboard	source is the <i>keyboard emulator</i> (<i>the keyboard controller emulator</i>);
emulator; and	and
(s) forwarding the keyboard input	(s) forwarding the keyboard input buffer (the data input buffer) data
	to the host controller for transmission to the serial bus keyboard if the
transmission to the serial bus	source is the keyboard emulator (the keyboard controller emulator).
keyboard if the source is the	
keyboard emulator.	
Claim 32	
32. A method of communicating	32. A method of communicating with a serial bus keyboard over a
with a serial bus keyboard over a	standardized serial bus in a computer system having a serial bus host
standardized serial bus in a	controller, the host controller including a keyboard controller
computer system having a serial	emulator, the keyboard controller emulator having a data output buffer
bus host controller, the host	and a status register, the method comprising the steps of:
controller including a keyboard	
controller emulator, the keyboard	
controller emulator having a data	
output buffer and a status register,	
the method comprising the steps of:	
(a) initializing the host controller;	(a) <i>initializing</i> [<i>commencing operation</i>] the host controller;
(b) generating a host controller	(b) generating a host controller interrupt [a signal from a host
interrupt if a packet is received by	controller to a computer's processor, such as an SMI or a non-SMI
the host controller;	interrupt, requesting attention from the processor] if a packet is
	received by the host controller;
(c) determining a source of the	(c) determining a source of the <i>packet</i> ;
packet;	
	(d) writing <i>packet data</i> into the <i>data output buffer</i> if the <i>packet</i> source
output buffer if the packet source is	is the serial bus keyboard;
the serial bus keyboard;	
(e) updating the status register if	(e) updating the <i>status register</i> if <i>data</i> is written into the <i>data output</i>
data is written into the data output	buffer; and
buffer; and	
(f) generating a keyboard controller	(f) generating a keyboard controller <i>interrupt</i> .
interrupt.	
Claim 33	
33. The method of claim 32	33. The method of claim 32 wherein said keyboard controller <i>interrupt</i>
wherein said keyboard controller	is simulated with an <i>INT instruction</i> .
interrupt is simulated with an	
INT instruction.	

EXHIBIT B

UNITED STATES PATENT NUMBER 5,802,318-GLOSSARY OF TERMS

CLAIM TERM DEFINITION

Accessedwritten into or read fromAddressan identifier designating a particular device

Buffer a register for temporarily storing data **Comprising** including but not limited to commands and information pertaining to the keyboard Data circuit that reads the data input buffer Data input buffer reading logic Data output buffer writing circuit that writes to the data output buffer logic **Detector** a circuit for sensing **Detector further detects if a** the detector also senses if a packet is from the serial bus keyboard or packet is received from said serial bus keyboard Host controller device driver software that enables communication between the processor and a device through a host controller a signal from a host controller to a computer's processor, such as an **Host controller interrupt** SMI or a non-SMI interrupt, requesting attention from the processor software that enables communication between the processor and a serial **Host controller keyboard** device driver bus keyboard through a host controller **Including** at least but not limited to commencement of operation **Initialization Initialized** commencing operation commencing operation **Initializing** a register for temporarily storing data to be sent to the keyboard Input buffer **INT** instruction an instruction that causes the processor to behave as if the processor had received an interrupt a signal from a device to a computer's processor requesting attention **Interrupt** from the processor a circuit device or code that creates a signal requesting attention from **Interrupt generator** the processor hardware or hardware and software that imitates a keyboard controller **Keyboard controller emulator** in generating and receiving data, status and commands pertaining to a serial bus keyboard as if the keyboard controller were present a circuit or device which can be hardware or hardware and software, Keyboard controller queue and that contains queues and that schedules data for transmission to and scheduler from a serial bus keyboard **Output buffer** a register for temporarily storing data received from the keyboard a circuit for examining packets and sensing whether they are from the Packet parsing logic for determining if a packet is serial bus keyboard or not received from the serial bus keyboard **Packetized protocol** a set of rules governing data packet transmission **Polling** interrogating Register a device, other than main memory, which holds a set of data bits for a

particular purpose a hardware line used for transferring data in a bit stream among the Serial bus

components of a computer system

Serial bus address an identifier designating a particular device on the serial bus

Serial bus host controller circuitry that supports a device's communication over a serial bus by

connecting the serial bus with a bus in the computer system

Serial bus keyboard a keyboard that communicates over a serial bus

Serial bus keyboard address the address of a serial bus keyboard

Serial bus mouse a computer mouse that communicates over a serial bus

Serial bus packets bundles of data organized in groups for transmission over the serial bus

SMI System Management Interrupt

Status report of data pertaining to the keyboard and/or mouse

System management interrupt a signal provided to the computer system when the data buffer and the

status register are accessed

FN1. All terms appearing in bold face type and underlined have been construed by the court and appear with their definitions in the glossary in Exhibit B. The definition for each construed term appears in italics after its first use in the patent.

S.D.Cal.,2006.

Hewlett-Packard Co. v. Gateway, Inc.

Produced by Sans Paper, LLC.